Global LCD Panel Exchange Center www.panelook.com 屏库:全球液晶屏交易中心

Spec. No.: DDPM-EN01-V2-0.1
Version: 1
Total pages: 24
Date: 2003-Sep-26

AU OPTRONICS CORPORATION

Product Specifications

19.0" SXGA Color TFT-LCD Module

Model Name: M190EN01
V.2

Approved by	Prepared by
CCChiu	EthanLin 9/26

DDBU Marketing Division / AU Optronics Croporation

Customer	Checked & Approved by

www.panelook.com

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

Global LCD Panel Exchange Center www.panelook.com 屏库:全球液晶屏交易中心

Product Specifications

19.0” SXGA Color TFT-LCD Module
Model Name: M190EN01
V.2

( ) Preliminary Specifications
(◆) Final Specifications

Note: This Specification is subject to change without notice.

www.panelook.com

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

Global LCD Panel Exchange Center www.panelook.com 屏库:全球液晶屏交易中心

i Contents
ii Record of Revision
1.0 Handling Precautions
2.0 General Description
2.1 Display Characteristics
2.2 Functional Block Diagram
2.3 Optical Characteristics
2.4 Pixel format image
3.0 Electrical characteristics
3.1 Absolute Maximum Ratings
3.2 Connectors
3.3 Signal Pin
3.4 Signal Description
3.5 Signal Electrical Characteristics
3.6 Interface Timing
3.6.1 Timing Characteristics
3.6.2 Timing Definition
3.7 Power Consumption
3.8 Power ON/OFF Sequence
4.0 Backlight Characteristics
4.1 Signal for Lamp connector
4.2 Parameter guide line for CCFL Inverter
5.0 Vibration, shock and drop
5.1 Vibration and shock
5.2 Drop test
6.0 Environment
6.1 Temperature and humidity
6.1.1 Operating conditions
6.1.2 Shipping conditions
6.2 Atmospheric pressure
6.3 Thermal shock
7.0 Reliability
7.1 Failure criteria
7.2 Failure rate
7.2.1 Usage
7.2.2 Components de-rating
7.3 CCFL life
7.4 ON/OFF cycle
8.0 Safety
8.1 Sharp edge requirement
8.2 Material
8.2.1 Toxicity
8.2.2 Flammability
8.3 Capacitors
8.4 Hazardous voltage
9.0 Other requirements
9.1 Smoke free design
9.2 National test lab requirement
10.0 Mechanical Characteristics

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

ii Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2003/09/26	All	First Edition for Customer	All	

1.0 Handling Precautions

1) Since front polarizer is easily damaged, pay attention not to scratch it.

2) Be sure to turn off power supply when inserting or disconnecting from input connector.

3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.

4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.

5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.

6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.

7) Do not open nor modify the Module Assembly.

8) Do not press the reflector sheet at the back of the module to any directions.

9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT-LCD module.

10) After installation of the TFT-LCD module into an enclosure (LCD monitor housing, for example), do not twist nor bend the TFT -LCD module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT -LCD module from outside. Otherwise the TFT -LCD module may be damaged.

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

2.0 General Description

This specification applies to the 19.0 inch Color TFT-LCD Module M190EN01.

The display supports the SXGA (1280(H) x 1024(V)) screen format and 16.7M colors (RGB 8-bits data).

All input signals are 2 Channel LVDS interface compatible.

This module does not contain an inverter card for backlight.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25 ℃ condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	480(19")
Active Area	[mm]	376.32 (H) x 301.056 (V)
Pixels H x V		1280(x3) x 1024
Pixel Pitch	[mm]	0.294 (per one triad) x 0.294
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		Normally Black
White Luminance (Center)	[cd/m^2]	300 cd/m2 @7mA (Typ)
Contrast Ratio		700 : 1 (Typ)
Optical Response Time	[msec]	25 (Typ)
Nominal Input Voltage VDD	[Volt]	+5.0 V
Power Consumption (VDD line + CCFL line)	[Watt]	40W (typ.) (w/o Inverter, All white pattern)
Weight	[Grams]	2700 (Typ)
Physical Size	[mm]	404.2(W) x 330(H) x 20(D) (Typ)
Electrical Interface		Even/Odd R/G/B data, 3 sync signal, Clock
Support Color		16.7M colors (RGB 8-bit data)
Temperature Range Operating Storage (Shipping)	 [°C] [°C]	 0 to +50 -20 to +60

www.panelook.com

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

2.2 Functional Block Diagram

The following diagram shows the functional block of the 19 inches Color TFT-LCD Module:



JAE FI-X30SSL-HF or compatible
Mating Type:
JAE FI-X30HL-T (Locked Type)
JAE FI-X30S-H (Unlocked Type)

JST BHSR-02VS-1
Mating Type: SM02(8.0)B-BHSS

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

2.3 Optical Characteristics

The optical characteristics are measured under stable conditions at 25℃ (Room Temperature):

Item	Unit	Conditions	Min.	Typ.	Max.
Viewing Angle	[degree] [degree]	Horizontal (Right) CR = 10 (Left)	75	85 85	- -
	[degree] [degree]	Vertical (Up) CR = 10 (Down)	75	85 85	- -
Contrast ratio		Normal Direction	500	700	
Response Time (Note 1)	[msec]	Raising Time	-	15	25
	[msec]	Falling Time	-	10	15
	[msec]	Raising + Falling	-	25	40
Color / Chromaticity Coordinates (CIE)		Red x	0.604	0.634	0.664
		Red y	0.324	0.354	0.384
		Green x	0.278	0.308	0.338
		Green y	0.576	0.606	0.636
		Blue x	0.108	0.138	0.168
		Blue y	0.057	0.087	0.117
Color Coordinates (CIE) White		White x	0.28	0.31	0.34
		White y	0.30	0.33	0.36
White Luminance at CCFL 7.0mA (central point)	[cd/m^2]		200	300	-
Luminance Uniformity (Note 2)	[%]		75	80	-
Crosstalk (in75Hz) (Note 3)	[%]				1.5

Equipment Pattern Generator, Power Supply, Digital Voltmeter, Luminance meter (PR 880, BM-5A , BM 7 , & EZContrast*)
Aperture 1° with 100cm VD or 2° with 50cm viewing distance
Test Point Center (ISO point 22)
Environment < 1 lux



'*' EZ Contrast is different measurement tool with very close viewing distance.

Note 1: Definition of Response time:

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

The output signals of photodetector are measured when the input signals are changed from“ Black” to “ White” (raising time), and from “White” to “ Black” (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 2: Brightness uniformity of these 9 points is defined as below:



$$\text{Uniformity} = \frac{\text{Minimum Luminance in 9 Points (1-9)}}{\text{Maximum Luminance in 9 Points (1-9)}}$$

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

Note 3: Crosstalk is defined as below :



Unit: percentage of dimension of display area

$| L_A - L_{A'} | / L_A \times 100\% = 1.5\%$ max., L_A and L_B are brightness at location A and B

$| L_B - L_{B'} | / L_B \times 100\% = 1.5\%$ max., $L_{A'}$ and $L_{B'}$ are brightness at location A' and B'

2.4 Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format.



(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

3.0 Electrical characteristics

3.1 Absolute Maximum Ratings

Absolute maximum ratings of the module is as following:

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VIN	-0.3	+5.5	[Volt]	
Select LVDS data order	SELLVDS	NC	NC	[Volt]	
CCFL Inrush current	ICFLL	-	38	[mA]	Note 1
CCFL Current	ICFL	-	7.5	[mA] rms	
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	8	95	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	8	95	[%RH]	Note 2

Note 1 : Duration=50 msec.
Note 2 : Maximum Wet-Bulb should be 39℃ and No condensation.



(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

3.2 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	Interface Connector / Interface card
Manufacturer	JAE or compatible
Type Part Number	FI-X30SSL-HF
Mating Housing Part Number	FI-X30HL-T (Locked Type) FI-X30S-H (Unlocked Type)

Connector Name / Designation	Lamp Connector / Backlight lamp
Manufacturer	JST
Type Part Number	BHSR-02VS-1
Mating Type Part Number	SM02(8.0)B-BHSS

3.3 Signal Pin

Pin#	Signal Name	Pin#	Signal Name
1	RxO0-	2	RxO0+
3	RxO1-	4	RxO1+
5	RxO2-	6	RxO2+
7	GND	8	RxOC-
9	RxOC+	10	RxO3-
11	RxO3+	12	RxE0-
13	RxE0+	14	GND
15	RxE1-	16	RxE1+
17	GND	18	RxE2-
19	RxE2+	20	RxEC-
21	RxEC+	22	RxE3-
23	RxE3+	24	GND
25	NC	26	NC
27	NC	28	Power
29	Power	30	Power

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

3.4 Signal Description

The module using a pair of LVDS receiver SN75LVDS82(Texas Instruments) or compatible. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS83(negative edge sampling) or compatible. The first LVDS port(RxOxxx) transmits odd pixels while the second LVDS port(RxExxx) transmits even pixels.

PIN #	SIGNAL NAME	DESCRIPTION
1	RxO0-	Negative LVDS differential data input (Odd data)
2	RxO0+	Positive LVDS differential data input (Odd data)
3	RxO1-	Negative LVDS differential data input (Odd data)
4	RxO1+	Positive LVDS differential data input (Odd data)
5	RxO2-	Negative LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
6	RxO2+	Positive LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
7	GND	Power Ground
8	RxOC-	Negative LVDS differential clock input (Odd clock)
9	RxOC+	Positive LVDS differential clock input (Odd clock)
10	RxO3-	Negative LVDS differential data input (Odd data)
11	RxO3+	Positive LVDS differential data input (Odd data)
12	RxE0-	Negative LVDS differential data input (Even clock)
13	RxE0+	Positive LVDS differential data input (Even data)
14	GND	Power Ground
15	RxE1-	Positive LVDS differential data input (Even data)
16	RxE1+	Negative LVDS differential data input (Even data)
17	GND	Power Ground
18	RxE2-	Negative LVDS differential data input (Even data)
19	RxE2+	Positive LVDS differential data input (Even data)
20	RxEC-	Negative LVDS differential clock input (Even clock)
21	RxEC+	Positive LVDS differential clock input (Even clock)
22	RxE3-	Negative LVDS differential data input (Even data)
23	RxE3+	Positive LVDS differential data input (Even data)
24	GND	Power Ground
25	NC	-
26	NC	-
27	NC	-
28	POWER	Power
29	POWER	Power
30	POWER	Power

Note: Input signals of odd and even clock shall be the same timing.

LVDS DATA Name	Description
DSP	Display Timing: When the signal is high, the pixel data shall be valid to be displayed
V-S	Vertical Sync: Both Positive and Negative polarity are acceptable
H-S	Horizontal Sync: Both Positive and Negative polarity are acceptable

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

TI LVDS X'mitter SN75LVDS83	Module LVDS signal (interface connector pin7)
Signal Name	**Low(open)**
D0	Red0
D1	Red1
D2	Red2
D3	Red3
D4	Red4
D5	Red7
D6	Red5
D7	Green0
D8	Green1
D9	Green2
D10	Green6
D11	Green7
D12	Green3
D13	Green4
D14	Green5
D15	Blue0
D16	Blue6
D17	Blue7
D18	Blue1
D19	Blue2
D20	Blue3
D21	Blue4
D22	Blue5
D23	NA
D24	H Sync
D25	V Sync
D26	Display Timing
D27	Red6

www.panelook.com

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com



Note: R/G/B data 7:MSB, R/G/B data 0:LSB

O = "First Pixel Data"

E = "Second Pixel Data"

www.panelook.com

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

3.5 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when Vin is off
It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.

Each signal characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential InputHigh Voltage(Vcm=+1.2V)		100	[mV]
Vtl	Differential Input Low Voltage(Vcm=+1.2V)	-100		[mV]

3.6 Interface Timings

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS82DGG (Texas Instruments) or equivalent.

3.6.1 Timing Characteristics

Signal	Item	Symbol	MIN	TYP	MAX	Unit
DTCLK	Freq.	Fdck	-	54	67.5	MHz
DTCLK	Cycle	Tck	14.8	18.5		ns
+V-Sync	Frame Rate	1/Tv	56.25	60	77	Hz
+V-Sync	Cycle	Tv	13	16.67	17.78	ms
+V-Sync	Cycle	Tv	1035	1066	2047	lines
+V-Sync	Active level	Tva	3	3		lines
+V-Sync	V-back porch	Tvb	7	38	63	lines
+V-Sync	V-front porch	Tvf	1	1		lines
+DSPTMG	V-Line	m		1024		lines
+H-Sync	Scan rate	1/Th		80		KHz
+H-Sync	Cycle	Th	678	844	1005	Tck
+H-Sync	Active level	Tha(*1)	4	56		Tck
+H-Sync	Back porch	Thb(*1)	30	124	355	Tck
+H-Sync	Front porch	Thf	4	24		Tck
+DSPTMG	Display Pixels	n		640		Tck

Note: Typical value refer to VESA STANDARD, (*1) Tha+Thb should be less than 1024 Tck.

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

3.6.2 Timing Definition



3.7 Power Consumption

Input power specifications are as follows;

Symbol	Parameter	Min	Typ	Max	Units	Condition
VDD	Logic/LCD Drive Voltage	4.5	5	5.5	[Volt]	
IDD	VDD current		1100	1300	[mA]	
IIDD	Inrush VDD current			7	[A]	t < 80us
PDD	VDD Power			8	[Watt]	Vin=5V, All White Pattern
VDDrp	Allowable Logic/LCD Drive Ripple Voltage			100	[mV] p-p	
VDDns	Allowable Logic/LCD Drive Ripple Noise			100	[mV] p-p	

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

3.8 Power ON/OFF Sequence

Vin power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when Vin is off.



4.0 Backlight Characteristics

4.1 Signal for Lamp connector

Pin #	Signal Name
1	Lamp High Voltage
2	Lamp Low Voltage

www.panelook.com

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

4.2 Parameter guide line for CFL Inverter

Symbol	Parameter	Min	Typ	Max	Units	Condition
(L255)	White Luminance	200	300	-	[cd/m^2]	(Ta=25°C)
ISCFL	CCFL standard current	6.5	7.0	7.5	[mA] rms	(Ta=25°C)
IRCFL	CCFL operation range	3.0	7.0	7.5	[mA] rms	(Ta=25°C)
fCFL	CCFL Frequency	40	50	60	[KHz]	(Ta=25°C) Note 1
ViCFL (0°C)	CCFL Ignition Voltage	1800			[Volt] rms	(Ta=0°C) Note 2
ViCFL (25°C)	CCFL Ignition Voltage	1500			[Volt] rms	(Ta=25°C) Note 2
VCFL	CCFL Discharge Voltage (Reference)	660	720	780	[Volt] rms	(Ta=25°C) Note 3
PCFL	CCFL Power consumption	17.16	20.16	23.4	[Watt]	(Ta=25°C) Note 3

Note 1: CCFL Frequency should be carefully determined to avoid interference between inverter and TFT LCD
Note 2: CCFL inverter should be able to give out a power that has a generating capacity of over 1800 voltage. Lamp units need 1800 voltage minimum for ignition
Note 3: Calculator value for reference (ICFL×VCFL=PCFL)
Note 4: Lamp soldering method is required to use “Hook Soldering”.

5.0 Vibration, Shock, and Drop

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

5.1 Vibration & Shock

Frequency: 10 - 200Hz
Sweep: 30 Minutes each Axis (X, Y, Z)
Acceleration: 1.5G(10~200Hz P- P)
Test method:

Acceleration (G)	1.5
Frequency (Hz)	10~200~10
Active time(min)	30

5.2 Shock Test Spec:

Acceleration (G) –a	50
Active time -b	20
Wave form	half-sin
Times	1

Direction: ±X , ±Y, ±Z

5.3 Drop test

Package test: The drop height is 60 cm.

6.0 Environment

The display module will meet the provision of this specification during operating condition or after storage or shipment condition specified below. Operation at 10% beyond the specified range will not cause physical damage to the unit.

6.1 Temperature and Humidity

6.1.1 Operating Conditions

The display module operates error free, when operated under the following conditions;

Temperature	0 ^{0}C to 50 ^{0}C
Relative Humidity	8% to 95%
Wet Bulb Temperature	39.0 ^{0}C

6.1.2 Shipping Conditions

The display module operates error free, after the following conditions;

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

Global LCD Panel Exchange Center www.panelook.com 屏库:全球液晶屏交易中心

Temperature	-20 ^{0}C to 60 ^{0}C
Relative Humidity	8% to 95%
Wet Bulb Temperature	39.0 ^{0}C

6.2 Atmospheric Pressure

The display assembly is capable of being operated without affecting its operations over the pressure range as following specified;

	Pressure	Note
Maximum Pressure	1040hPa	0m = sea level
Minimum Pressure	674hPa	3048m = 10.000 feet

Note : Non-operation attitude limit of this display module = 30,000 feet. = 9145 m.

6.3 Thermal Shock

The display module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -20^{0}C to 60^{0}C, and back again.

Thermal shock cycle -20 ^{0}C for 30min
60 ^{0}C for 30min

Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before powering on.

7.0 Reliability

This display module and the packaging of that will comply following standards.

7.1 Failure Criteria

The display assembly will be considered as failing unit when it no longer meets any of the requirements stated in this specification. Only as for maximum white luminance, following criteria is applicable.

Note : Maximum white Luminance shall be 125 cd/m^{2}or more.

7.2 Failure Rate

The average failure rate of the display module (from first power-on cycle till 1,000 hours later) will not exceed 1.0%.
The average failure rate of the display module from 1,000 hours until 16,000 hours will not exceed 0.7% per 1000 hours.

7.2.1 Usage

The assumed usage for the above criteria is:
220 power-on hours per month

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

500 power on/off cycles per month
Maximum brightness setting
Operation to be within office environment (25^0C typical)

7.2.2 Component De-rating
All the components used in this device will be checked the load condition to meet the failure rate criteria.

7.3 CCFL Life
The assumed CCFL Life will be longer than 30,000 hours, typical value is 40,000 hours under stable condition at 25 ± 5°C;
Standard current at 7.0 ± 0.5mA.
Definition of life: brightness becomes 50% or less than the minimum luminance value of CCFL.

7.4 ON/OFF Cycle
The display module will be capable of being operated over the following ON/OFF Cycles.

ON/OFF	Value	Cycles
+Vin and CCFL power	30,000	10 seconds on / 10 seconds off

8.0 Safety
8.1 Sharp Edge Requirements
There will be no sharp edges or comers on the display assembly that could cause injury.

8.2 Materials
8.2.1 Toxicity
There will be no carcinogenic materials used anywhere in the display module. If toxic materials are used, they will be reviewed and approved by the responsible AUO Toxicologist.

8.2.2 Flammability
All components including electrical components that do not meet the flammability grade UL94-V1 in the module will complete the flammability rating exception approval process. The printed circuit board will be made from material rated 94-V1 or better. The actual UL flammability rating will be printed on the printed circuit board.

8.3 Capacitors
If any polarized capacitors are used in the display assembly, provisions will be made to keep them from being inserted backwards.

8.4 Hazardous Voltages
Any point exceeding 42.4 volts meets the requirement of the limited current circuit. The current through a 2KΩ resistance is less than 0.7 x f (kHz) mA.

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

9.0 Other requirements

9.1 National Test Lab Requirement

The display module will satisfy all requirements for compliance to

UL 1950, First Edition	U.S.A. Information Technology Equipment
CSA C22.2 No.950-M89	Canada, Information Technology Equipment
EEC 950	International, Information Technology Equipment
EN 60 950	International, Information Processing Equipment (European Norm for IEC950)

9.2 Label

9.2.1 Product label



10.0 Mechanical Characteristic

(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

Global LCD Panel Exchange Center www.panelook.com 屏库:全球液晶屏交易中心



(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

Global LCD Panel Exchange Center www.panelook.com 屏库:全球液晶屏交易中心



(C) Copyright AU Optronics, Inc.
January, 2003 All Rights Reserved.
No Reproduction and Redistribution Allowed.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com